Serial NAND

Serial NAND

低集積度を超える設計

当社のシリアルNANDフラッシュは、コストが最小限で、集積度が最高のシリアル周辺インターフェース(SPI)ソリューションです。これはパフォーマンスの向上に役立ち、集積度を高め、コントローラーまたはカードスロットを省いて、お客様のBOMをすっきりしたものにします。

printer

Serial NANDソリューションはコストを削減して容量を向上

「組込み型アプリケーション」は、インテリジェント型または対話型の玩具や書籍、ゲーム、さらにウェブ対応のプリンタ、コンピュータ周辺機器、下位互換性のあるWiMAXボックスなど、最も興味を引くデバイスのいくつかを包含する包括的な用語となっています。過去には、こうした組込み型の設計では、コードシャドウイング、データストレージ、BIOSやファームウェアの保存のために、シリアル周辺インターフェース(SPI)NORフラッシュのみを利用してきました。しかし、組込み型アプリケーションが進化を続けて、より高い集積度が求められている現在、他のあらゆるシリアルフラッシュソリューションに比べて1メガビットあたりのコストを最小限に抑えたSerial NANDデバイスが適切なオプションとなっています。

SPI NORの4倍以上の集積度が可能なSerial NANDは、多くの組込み型の設計において、NORの優れた代替となります。さらに、他のシリアル フラッシュ ソリューションに比べてSerial NANDは1メガビットあたりのコストが最も低く、BOMコストを低減する優れた方法でもあります。

Serial NAND製品カタログと関連資料

シリアル周辺インターフェース
マイクロンのSerial NANDフラッシュメモリは、幅広く使用されている4信号のSPI規格との互換性があります。よく知られた事実上の業界標準との互換性があるため、Serial NANDは多くのアプリケーションにおいて、SPI NORを(さらにはパラレルNORも)換装することができます。SPIには、シリアルクロック、シリアルデータ入力、シリアルデータ出力、およびチップセレクトピンが付属しています。

  • Low Cost-Per-Megabit With its smaller architecture, Serial NAND Flash is simply the least expensive SPI solution
  • 高集積度SPI Serial NANDはSPIプロトコルを利用して、1Gb以上の最高の集積度を提供することができます。
  • エラー訂正 オンチップ エラー訂正コード(ECC)により、Serial NANDの実装が簡単になり、アプリケーションの可能性の幅がさらに広がります。
  • より高速な書き込み性能 Serial NANDは最高のSPI書き込み性能を提供します。
NANDフラッシュソフトウェアによる設計の最適化
当社のNANDソフトウェアにより、設計を最適化し、開発プロセスを簡易化することができます。当社は、HCC EmbeddedやCMX Systemsなどのサードパーティのベンダーと提携し、Serial NANDドライバと完全なOSシステムを提供して、お客様が当社のメモリを最大限に活用できるようにしています。

NANDソフトウェアについて、詳細はこちら

特徴 メリット
集積度 1Gb–4Gb Provides density required to maximize system capabilities
Clock Frequency 50 MHz Faster write performance than serial NOR
Endurance (cycles) 100K High-endurance enables applications that require intensive program and erase operation while prolonging memory life
Temp Range -40˚C to +85˚C Wide temperature range is ideal for rugged environments
Voltage Vcc 2.7–3.6V Industry-standard voltage range
コンフィギュレーション x1 Industry-standard configuration enables easy system design
Package VFBGA Industry-standard packaging enables easier density migration
Interface Serial Interface Compatible with industry-standard SPI design set
ECC 利用可能 On-chip ECC resolves complications involved with handling raw NAND

Choosing the Right NAND
Weighing the advantage of each NAND Flash memory solution is important if you’re going to find the best possible device for your application.To help, we’ve developed a Choosing the Right NAND guide, which offers a basic overview of the various forms of NAND Flash memory available to system designers, enumerating the features and benefits of each.

View the guide

タイプ 安全性 題名および説明 ID番号 更新日 サイズ
NAND Flash Performance Increase : Customers using the PAGE READ CACHE MODE operation provided in Micron NAND Flash devices will realize significant performance gains in systems requiring increased data volume at a much faster rate. TN-29-01 05/2007 205.94 KB
Small Block vs. Large Block NAND Devices: Large-block NAND Flash devices offer significant performance increases over their small-block NAND Flash counterparts for READ, PROGRAM, and ERASE operations. TN-29-07 05/2007 387.87 KB
NAND Flash Security: Using Micron NAND Flash security features to implement component and code authentication security solutions, designers can protect critical system components and proprietary system software from unwanted attacks and alterations. TN-29-11 05/2007 189.32 KB
Monitoring Ready/Busy Status in 2, 4, and 8Gb Micron NAND Flash Devices: Four options for determining the NAND Flash ready/busy device status are presented with detailed explanations of each option. TN-29-13 05/2007 96.08 KB
NAND Flash Performance Increase with PROGRAM PAGE CACHE MODE Command: This technical note discusses the benefits of PROGRAM PAGE CACHE MODE operations over normal PROGRAM PAGE operations.It also provides specific timing examples and instructions for performing PROGRAM PAGE CACHE MODE operations.Rev. C TN-29-14 02/2010 266.14 KB
Boot-from-NAND Using Micron MT28F1G08ABA NAND Flash with the Texas Instruments OMAP 2420 Processor: Describes Boot-from-NAND using Micron MT29F1G08ABA NAND Flash with the Texas Instruments OMAP 2420 processor. TN-29-16 06/2007 435.55 KB
Booting from Embedded MMC: Describes booting from an embedded ARM processor in the MMC environment TN-29-18 06/2008 282.02 KB
NAND Flash 101 - An Introduction to NAND Flash and How to Design It In to Your Next Product: Provides an introduction to NAND Flash and how to design it into your next product.Rev. B TN-29-19 04/2010 968.5 KB
Improving NAND Flash Performance Using Two-Plane Command Enabled Micron Devices: Describes the performance benefits of Micron two-plane commands, and provides implementation guidelines for making the best use of two-plane capabilities TN-29-25 09/2008 123.28 KB
NAND Flash Status Register Response in Cache Programming Operations: Describes status register responses when operating in cache programming modes TN-29-26 06/2007 253.71 KB
Memory Management in NAND Flash Arrays: Describes common NAND Flash memory-management methods for effective use of the NAND Flash memory array TN-29-28 12/2009 271.42 KB
Using COPYBACK Operations to Maintain Data Integrity in NAND Flash Devices: Describes how to use COPYBACK operations in NAND Flash devices TN-29-41 10/2008 101.39 KB
Wear-Leveling Techniques in NAND Flash Devices: Highlights the importance of wear leveling, explains two wear-leveling techniques, and discusses implementing wear leveling TN-29-42 10/2008 268.3 KB
NAND Flash Performance Improvement Using Internal Data Move: NAND data management capabilities and higher system performance through NAND Flash internal data moves TN-29-15 03/2010 219.17 KB
IBIS Behavioral Models: マイクロンは長年IBISオープンフォーラムのメンバーであり、IBIS仕様を完全にサポートします。ほとんどのマイクロン社製品のIBISモデルはマイクロン社ウェブサイトからダウンロードできます。 TN-00-07 11/2009 163.98 KB
Thermal Applications: マイクロンのコンポーネントおよびモジュールが最大許容温度を超えないようにするための一般方法や条件を定義します。 TN-00-08 05/2010 252.18 KB
Understanding Quality and Reliability Requirements for Bare Die Applications: ベアダイ アプリケーションに必要とされる品質や信頼性を定義します。 TN-00-14 10/2009 152.83 KB
Recommended Soldering Parameters: マイクロン テクノロジー製品に推奨されるはんだ付けテクニックやパラメータを定義します。 TN-00-15 03/2007 69.09 KB
Uprating of Semiconductors for High-Temperature Applications: 温度の改良やコンポーネント使用にかかわるリスク、製造元の環境仕様外のシステムに関連する問題を説明します。 TN-00-18 05/2010 428.33 KB
Understanding Signal Integrity: 新製品のコンセプトから製造中止を通じてメモリーデザインやテスト、確認ツールを最大限に利用する方法を説明します。 TN-00-20 12/2009 1.52 MB
SEMI Wafer Map Format: マイクロン社では半導体製造装置材料協会 (SEMI) によって認証されたウェハマップ ファイル形式を採用しています。マイクロン社のお客様はSEMI形式によって一貫して互換性が高く、信頼できるマップファイルを常に受け取ることができます。 TN-00-21 02/2009 110 KB
Thinning Considerations for Wafer Products: お客様の特定要件を満たす最適なウェハ細線化プロセスに関する情報です。 TN-00-19 10/2009 73.58 KB
Next-Generation NAND Flash Part Numbering System: Part numbering guide for Micron Next-Generation NAND Flash products. 08/2009 35.73 KB
Small Page SLC (128Mb - 1Gb): NAND Flash Software driver 11/2009 9.59 KB
Standard NAND Flash Part Numbering System: Part numbering guide for Micron Standard NAND Flash products. 02/2009 28.52 KB
Flash Memory Technology Direction: This paper explains the trade-offs associated with available disk caching methods, the differences between various types of Flash memory, and the advantages that NAND offers when superior performance is critically important. White Paper 12/2009 643.16 KB
PCN/EOL Systems: マイクロン社製品の変更通知や製造中止システムについて説明します。 CSN-12 04/2012 79.21 KB
Wafer Packaging and Packaging Materials: マイクロン社製品の発送に使用される各材料についての配送およびリサイクルに関する総合情報を提供します。 CSN-20 09/2011 776.24 KB
Bare Die SiPs and MCMs: ベアダイSiPおよびMCMに対するデザインの考えを説明します。 CSN-18 04/2009 151.06 KB
Shipping Quantities: 部品数の表を提供します。 CSN-04 04/2012 472.27 KB
Micron KGD Definitions: マイクロン社製KGD-C1およびKGD-C2 DRAMダイのテスト仕様とパラメータを説明します。 CSN-22 07/2009 65.52 KB
Micron Component and Module Packaging: マイクロン社のパッケージラベルと手順について説明します。 CSN-16 02/2012 887.13 KB
ESD Precautions for Die/Wafer Handling and Assembly: 生産コストの削減に繋がる、作業環境においてESDを制御することのメリット(高い生産性や向上した品質と信頼性を含む)を説明します。 CSN-24 08/2010 119.08 KB
Electronic Data Interchange: EDI送信セット、プロトコルおよび問い合わせ先を説明します。 CSN-06 09/2005 53.5 KB
RMA Procedures for Packaged Product and Bare Die Devices: 標準の返品承認(RMA)手順と、ベアダイのRMAに関する違いをまとめています。 CSN-07 10/2010 82.64 KB
ISO System Management Standards: ISOシステム管理基準について説明します。 CSN-08 04/2004 39.18 KB
ONFI Standards and What They Mean to Designers: Inconsistencies without ONFI and results with ONFI 12/2009 166.18 KB
Optimizing NAND Flash Performance: Improving NAND performance in various applications 12/2009 149.28 KB
A Closer Look at NAND Flash: Exploring the possibilities of SSDs 12/2009 2.7 MB
The Inconvenient Truths of NAND Flash Memory: Overview of NAND Flash 12/2009 344.36 KB
Overcoming (or Embracing) the Dreaded Single-Source Dilemma: Multisourcing versus single-sourcing 12/2009 241.11 KB
NAND Flash Reliability and Performance - The Software Effect: NAND software 12/2009 296.15 KB
Introduction to Flash Memory: Basics of Flash memory 12/2009 1.11 MB
Power Requirements for Multi-Bit Per Cell NAND Flash: Technology differences, power consumption considerations 12/2009 90.65 KB
3-Bit/Cell NAND Flash: Architecture, performance, endurance, system requirements, cost advantages, applications 12/2009 90.87 KB
NAND Flash Consideratons for Consumer Applications: NAND requirements/system reliability in consumer applications 12/2009 700.54 KB
Improving Power Budgeting Estimates in NAND Applications: Measuring Icc with better predictability 12/2009 694.29 KB
The Many Flavors of NAND...and More to Come: Keynote for Flash Memory Summit 2009 12/2009 8.03 MB
NAND Flash Architecture and Specification Trends: How to prepare for changes brought on by technology shrinks 12/2009 696.58 KB
An ONFI Update: Overview of enhancements and the path to higher performance 12/2009 1,007.42 KB
Choosing the Right NAND for Your Application: Market overview, traditional versus newer devices, and Micron's broad product offering 12/2009 2.72 MB
Micron® ECC Module for NAND Flash via Xilinx® Spartanâ„¢-3 FPGA: Micron® ECC module was developed and tested using Xilinx® Spartanâ„¢-3 and can be ported to certain other platforms of the user’s choosing. TN-29-05 05/2007 997.75 KB
Micron® NAND Flash Controller via Xilinx® Spartanâ„¢-3 FPGA: Describes the Micron NAND Flash controller, techniques for interfacing the NAND Flash device with a processor, and use of the Micron glueless interface to interface a processor with NAND Flash memory. TN-29-06 06/2007 872.4 KB
ONFI 2.0:High Speed NAND Overview: Discusses the limitations of the NAND interface and how ONFI 2.0 helps overcome performance limitations and provide greater scalability.Presented by Applications Engineering Manager and ONFI Technical Team Member, Michael Abraham. 11/2007 158.84 KB
TN-29-37:Comparing 40 and 50-Series SLC NAND Flash Devices: Prior to conversion, Micron recommends that the target design take into account the product data sheet and the specific changes highlighted in this technical note.This Technical note covers the M58A, M59A & M50A products. TN-29-37 01/2009 728.87 KB
FBGA Date Codes: FBGA梱包済みコンポーネントの日付コード 08/2005 22.36 KB
Moisture Absorption in Plastic Packages: Describes shipping procedures for preventing memory devices from absorbing moisture and recommendations for baking devices exposed to excessive moisture TN-00-01 02/2010 87.26 KB
NAND Flash Controller on Spartan-3: This technical note describes the Micron NAND Flash controller, techniques for interfacing the NAND Flash device with a processor and use of the Micron glueless interface to interface a processor with NAND Flash memory. TN-29-06 06/2007 872.4 KB
ECC Module for Xilinx Spartan-3: Describes the Micron® ECC module that was developed and tested using Xilinx® Spartanâ„¢-3 and can be ported to certain other platforms of the user’s choosing. TN-29-05 05/2007 997.75 KB
Accelerate Design Cycles with Simulation Models: マイクロンでは、レイアウトの前に新しいデザインを確認するのに必要なツールとガイドラインを提供します。本テクニカルノートではソフトウェア モデルのサポート、シグナル インテグリティの最適化および倫理回路デザインについて説明します。 TN-00-09 02/2010 206.91 KB
Determining NAND Flash Ready/Busy Status: Systems that utilize NAND Flash memory can use either the ready/busy pin or the status register to determine whether a Micron® NAND Flash device is busy or ready to accept a new command.This technical note addresses the use of status register bit 5, which indicates the ready/busy status of the NAND Flash device. TN-29-13 02/2010 136.48 KB
1-Bit Software ECC: NAND Flash software driver ECC 12/2009 3.26 KB
TN-29-51:Migrating from 50-Series to 60-Series SLC NAND Flash Devices: Migrating from 50-Series to 60-Series SLC NAND Flash Devices; M58A, M59A, M50A, M68A, M69A, M60A TN-29-51 05/2011 121.59 KB
TN-29-52:Migrating 1Gb 48nm and 2Gb/4Gb 57nm SLC NAND Flash Memory to 34nm: Provides guidelines for migrating 1Gb 48nm and 2Gb/4Gb 57nm SLC, large-page NAND Flash memory to 34nm technology (M60A, M69A & M68A) TN-29-52 10/2010 180.46 KB
TN-29-17:NAND Flash Design and Use Considerations: Describes design and use considerations for NAND Flash memory, focusing on bad-block identification and error correction. TN-29-17 09/2010 226.04 KB
Migrating from a Chip Enable Care to a Don't Care NAND Flash Memory: The purpose of this application note is to highlight the differences between Chip Enable don’t care and Chip Enable care devices. AN2365 10/2010 265.78 KB
Micron Wire-Bonding Techniques: 本テクニカルノートでは、マイクロン社製品のニッケル パラジウム(NiPd)およびアルミニウム(Al)両方に対するワイヤボンディング テクニックのガイダンスを提供します。 TN-00-22 11/2010 66.13 KB
Flash + Controller Part Numbering System 03/2012 27.98 KB
How ClearNAND Flash Simplifies and Enhances System Designs: Discusses NAND Flash trends and complexities; NAND interface choices; and how Micron's Enhanced ClearNAND Flash helps eliminate the impact of NAND's ever-increasing ECC requirements. White Paper 07/2011 814.8 KB
Micron BGA Manufacturer's User Guide: 最新型および旧型両方のマイクロン社ボール グリッド アレイ(BGA)パッケージを製造プロセスに簡単に統合できる情報をお客様に提供します。通常のパッケージ関連および製造行程の実践を説明した高レベルなガイドラインと参照マニュアルがセットになっています。 CSN-33 07/2011 353.32 KB
System Benefits of EZ-NAND/Enhanced ClearNAND Flash 08/2011 1.77 MB
FMS2011 Keynote 08/2011 2.41 MB
Current and Emerging Memory Technology Landscape 08/2011 2.78 MB
NAND Flash Comparisons for Mobile 08/2011 4.84 MB
Looking Ahead at Flash Memory 08/2011 6.43 MB
400 MT/s NAND Interface Solutions 08/2011 2 MB
Physical NAND Flash Security 08/2011 2.32 MB
NAND 201:An Update on the Continued Evolution of NAND Flash: Chronicles the developments in NAND technology from 2006 through early 2011. White Paper 09/2011 641.28 KB
NAND Binary BCH Codeソフトウェア 02/2010 132.93 KB
Large Page SLC (1Gb, 4Gb): NAND Flash Software driver 01/2010 17.27 KB
Product Marks/Product and Packaging Labels: 製品の部品マーキングと製品およびパッケージラベルについて説明します。 CSN-11 04/2012 724.89 KB
Optimize your system designs using Flash memory 04/2012 6.18 MB
Industrial and Multi-Market Applications Flyer: 自動車、産業、医療、製造およびその他の多数市場セグメントにおいて技術開発に拍車をかける当社の幅広く、安定したIMM集中型メモリソリューションのポートフォリオです。 製品広告チラシ 08/2011 593.95 KB
Compatibility Guide for Micron Software Device Drivers Available on micron.com: This document lists the compatible NOR, NAND, and PCM devices for the software device drivers available for download from micron.com. 製品広告チラシ 02/2012 227.69 KB
NAND Choices Flyer: A quick look at choosing the right NAND solution for your design needs 08/2010 141.94 KB
NAND Flash Flyer: Describes why Micron NAND is the best fit for your applications 08/2010 145.74 KB
NAND Flash Low Level Drivers for x16 Devices 01/2010 15.34 KB
Very Large Page SLC (8Gb): NAND Flash Software driver 03/2010 10.23 KB
On-Die ECC NAND Flash Flyer: With four times or more th density of NOR, On-Die EC NAND is a great alternative to NOR for many embedded designs. 03/2010 173.52 KB
ONFI Flyer 06/2009 162.55 KB
Serial NAND Flash Memory Flyer: Discusses advantages of Serial NAND Flash memory for embedded designs 07/2009 204.25 KB
BeagleBoard SPI NAND MTD for Linux 2.6.33: SPI NAND GPL drivers for 50 series NAND. 06/2011 9.65 KB
Bypass Capacitor Selection for High-Speed Designs: 高速デザインに対するバイパス コンデンサの選択について説明します。 TN-00-06 03/2011 481.9 KB
Enabling a Flash Memory Device into the Linux MTD: The technical note introduces the Linux memory technology device (MTD) architecture and provides a basis for understanding how to enable new devices and new features into the Linux MTD. TN-00-25 05/2011 528.81 KB
Software Device Drivers for M28W640C Parallel NOR Flash Memory: This technical note describes the library source code in C for Micron's M28W640C Parallel NOR Flash Memory devices. TN-13-18 01/2012 310.28 KB
Hamming Codes for NAND Flash Memories: Outlines hamming codes NAND Flash memory TN-29-08 05/2007 229.46 KB
TN-29-56:Enabling On-Die ECC for OMAP3 on Linux/Android OS: Enabling NAND On-Die ECC for OMAP3 Using Linux/Android OS with YAFFS2.M60A, M69A, M68A. TN-29-56 12/2010 331.14 KB
TN-29-57:Migrating from 50-Series to 60-Series SPI NAND: Supplements the product change notification (PCN) covering the transition from Micron® 50-series (50nm) to 60-series (34nm) single-level cell (SLC) SPI NAND Flash devices. TN-29-57 05/2011 164.87 KB
TN-29-58:ONFI NV-DDR2 Design Guide: Rev. A TN-29-58 03/2011 685.04 KB
Bad Block Management in NAND Flash Memory: This technical note explains how to recognize factory-generated bad blocks and manage bad blocks that develop during the lifetime of NAND Flash memory. TN-29-59 10/2010 317.81 KB
Garbage Collection in SLC NAND Flash Memory: This technical note describes the recommended garbage collection algorithm to be implemented in the Flash Translation Layer (FTL) software for single-level cell (SLC) NAND Flash memory devices. AN1821 10/2010 207.37 KB
Wear Leveling in NAND Flash Memory: This technical note describes the recommended wear leveling algorithm to be implemented in the FTL software for NAND Flash memory. TN-29-61 10/2010 213.59 KB
Software Device Drivers for Large Page Micron NAND Flash Memory Devices: This technical note explains how to use the Micron large page NAND Flash memory software device drivers. TN-29-62 10/2011 624.45 KB
Error Correction Code in SLC NAND Flash: This technical note describes how to implement error correction code (ECC) in Micron small page and large page single-level cell (SLC) NAND Flash memory that can detect 2-bit errors and correct 1-bit errors per 256 or 512 bytes. TN-29-63 10/2010 486.67 KB
Software Device Drivers for Small Page Micron NAND Flash Memory: This technical note explains how to use the Micron small page NAND Flash memory software drivers. TN-29-64 10/2010 889.73 KB
Software Device Drivers for Very Large Page Micron NAND Flash Memory: This technical note explains how to use the Micron very large page NAND Flash memory software device drivers. TN-29-65 10/2010 405.64 KB
Enabling Software BCH Error Correction Code (ECC) on a Linux Platform: This technical note addresses applications using existing 1-bit ECC processors to enable Micron MT29F1GxxABxDA, MT29F2GxxABxEA, MT29F4GxxABxDA, and MT29F1GXXABXEA NAND Flash memory devices with software BCH ECC. TN-29-71 04/2012 688.7 KB

注意:安全性の高い文書 (安全ロック) を表示するにはログインするか、安全性の高い文書をクリックしてアクセスを要請してください。

What NAND parts have been validated with the OMAP35x?
Micron works closely with Texas Instruments (TI) to validate and optimize our parts for the OMAP35x processors.As we work with the OMAP35x team, the list of validated memory devices expands frequently.For the most current information, contact your local Micron support.
When I issue a Read ID command (90h) to a two-die NAND device, I get a device ID back that states it is a one-die NAND device.
In a two-die NAND device, where a single die is on each CE#, the device ID that is returned is per CE# for one die.For example, an 8Gb two-die NAND device with two CE# pins would return a 4Gb device ID on each CE#.See the Read ID section of the NAND device data sheet for more details.
I’ve heard that NAND has too many errors to boot from.Is this true?
With ECC, NAND can achieve bit error rates (BER) that are comparable with NOR, which is commonly used as a booting device.Applications that use NAND typically copy the booting code to DRAM and execute from DRAM.For more information, read Tech Note 29-16, which is geared to a specific processor, but the concepts can be applied generally.TN-29-19 is a very useful technical note on the general concepts of NAND.
Should I be marking blocks bad due to READ errors?
はい、そのようなテクノロジーは存在します。
Where can I find additional technical information about Micron NAND devices that is not covered in the device data sheets?
Additional Micron NAND Flash technical information—including details on performance enhancing commands—can be found on the Technical Notes page for NAND.
Why doesn't the NAND Flash device respond correctly to commands issued to it?
Be sure you are issuing a reset command (FFh) to the NAND device after powering on the device.A reset command (FFh) must be issued to each valid chip enable (CE#) of the NAND device before any commands are allowed to be issued to that CE#.
Where can I find simulation models for NAND Flash devices?
Micron posts Verilog, HSPICE, and IBIS models for NAND devices.To find the right model for your needs, see the appropriate NAND part catalog and select your device to view the available models.
Why am I getting a bit/byte error reading back the information I programmed into the NAND device?
Check that you are using the appropriate amount of error correction code (ECC) for the NAND device.The ECC threshold can be found in the "Error Management" section of the NAND device data sheet.Also ensure that none of the bad blocks marked by the NAND manufacturer (Micron) are used.See the "Error Management" section of the NAND device data sheet for more details on how to search for manufacturer-marked bad blocks.
How do I achieve greater PROGRAM/READ throughput for the NAND device?
To get the maximum PROGRAM/READ throughput for Micron NAND Flash devices, use the PROGRAM and READ CACHE operations.See the NAND device data sheet and our NAND Technical Notes Page for details on how to use these commands.
Do you support small block devices?
Currently, Micron only offers large block devices.For more information, please refer to Technical Note, TN-29-07:Small Block vs. Large Block NAND Devices.
How is Nvb specified?
Nvb is specified as the minimum number of valid blocks at the end of the P/E cycle spec.
I am using the correct amount of error correction code (ECC) for the NAND device, but I’m still seeing bit/byte errors in data I read back from the NAND device.
Make sure that you are issuing a READ STATUS command to the NAND device after any type of PROGRAM or ERASE operation.Checking status after a PROGRAM or ERASE operation will report whether the PROGRAM or ERASE operation was successful.If the READ STATUS command reports a failure with a PROGRAM operation, that data should be programmed somewhere else and the block being programmed should be retired.If the READ STATUS command reports a failure with an ERASE operation, that block should also be retired.
How much ECC do I need to support your devices?
We define our ECC requirement per 512-byte section.MLC NAND devices have a higher ECC requirement than SLC NAND due to the increased number of bits per cell.ECC requirements differ for designs, so consult the device data sheet for the amount of ECC needed.
I am seeing a lot of READ DISTURB errors.Can you tell me if there is a problem with your part?
READ disturb occurs when the same data is read repeatedly.By its nature, NAND technology has a very low occurrence of read-disturb errors.But, to mitigate any errors received due to read disturb, we recommend that users refresh the data to reduce the amount of times the same data is read.